View TDA7316D_264907.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

(R)
TDA7316
FOUR BANDS DIGITAL CONTROLLED GRAPHIC EQUALIZER
VOLUME CONTROL IN 0.375dB STEP FOUR BANDS STEREO GRAPHIC EQUALIZER CENTER FREQUENCY, BANDWIDTH, MAX BOOST/CUT DEFINED BY EXTERNAL COMPONENTS 14dB CUT/BOOST CONTROL IN 2dB/STEP ALL FUNCTIONS PROGRAMMABLE VIA SERIAL BUS VERY LOW DISTORTION VERY LOW NOISE AND DC STEPPING BY USE OF A MIXED BIPOLAR/CMOS TECHNOLOGY
SO28 ORDERING NUMBER: TDA7316
DESCRIPTION The TDA7316 is a monolithic, digitally controlled graphic equalizer realized in BiCMOS mixed technology. The stereo signal, before any filtering, can be atBLOCK DIAGRAM
tenuated down to -17.625dB in 0.375dB step. All the functions can be programmed via serial bus making easy to build a P controlled system. Signal path is designed for very low noise and distortion.
November 1999
1/10
TDA7316
PIN CONNECTION
ABSOLUTE MAXIMUM RATINGS
Symbol VS Top Tstg Rtjvins Supply Voltage Operating Temperature Range Storage Temperature Range Thermal Resistance Junction pins max Parameter Value 10.2 -40 to +85 -55 to +150 85 Unit V C C C/W
ELECTRICAL CHARACTERISTICS (Tamb = 25C, VS = 9V, RL = 10K, Rg = 600, f = 1KHz VIN = 1Vrms, all controls in flat position (AV = 0dB) unless otherwise specified).
Symbol Parameter Test Condition Min. Typ. Max. Unit
SUPPLY
VS IS SVR Supply Voltage Supply Current Ripple Rejection 6 8 60 9 14 80 10 20 V mA dB
2/10
TDA7316
ELECTRICAL CHARACTERISTICS (continued)
Symbol Parameter Test Condition Min. Typ. Max. Unit
INPUT
RI VIN max INS Input Resistance Max Input Signal Input Separation (1) THD = 0.3% 20 2.0 80 30 2.5 100 40 K VRMS dB
VOLUME CONTROL
CRANGE AVMIN AVMAX ASTEP EA ET VDC Control Range Min. Attenuation Max. Attenuation Step Resolution Attenuation Set Error Tracking Error DC Steps adjacent attenuation steps 0 -0.5 16.7 0.175 -1.0 17.625 0 17.625 0.375 0.5 18.6 0.575 1 0.5 3.0 dB dB dB dB dB dB mV
GRAPHIC EQUALIZER
THD Cs eNO Distortion Channel Separation Output Noise 80 BW = 20Hz to 20KHz flat, AV = 0dB A curve BW = 20Hz to 20KHz AV = 0dB All bands = max. boost All bands = max. cut S/N Bstep CRANGE VDC Signal to Noise Ratio Step Resolution Control Range DC Steps AV = 0dB; Vref = 1VRMS 1 max boost/cut Adiacent Control Steps 12 0.01 100 8 6 24 6 100 2 14 0.5 3 16 3 0.1 20 % dB V V V V dB dB dB mV
AUDIO OUTPUTS
VO RL CL RO VOUT Output Voltage Output Load Resistance Output Load Capacitance Output Resistance DC Voltage Level 2 2 10 5 4.2 10 4.5 20 4.8 2.5 VRMS K nF V
BUS INPUTS
VIL VIH IIN VO Input Low Voltage Input High Voltage Input Current Output Voltage SDA Acknowledge IO = 1.6mA 3 -5 +5 0.4 1 V V A V
ADDRESS PIN (Internal 50K pull down resistor)
VIL VIH Input Low Voltage Input High Voltage VCC -1V 1 V V
NOTE1: The selected input is grounded thre the 2.2F capacitor
3/10
TDA7316
DEVICE DESCRIPTION The TDA7316 is a four bands, digitally controlled stereo Graphic Equalizer. The device is intended for high quality audio application in Hi-Fi, TV and car radio systems where feature like low noise and THD are key factors. A mixed Bipolar Cmos Technology allows: Cmos analog switches for pop free commutations, high frequency op.amp. (GWB = 10MHz) and high linearity polisilicon resistor for THD = 0.01 (at Vin = 1Vrms) and a S/N ratio of 102dB. The internal Block Diagram is shown on page 1. The first stage is a volume control. The control range is 0 to -17.625dB with 0.375dBstep. The very high resolution (0.375dB step) allows the implementation of closed loop amplitude control system completely free from any acustical effect (stepping variation and pumping effect). The volume control is followed by a serial four bands equalizer. Each filtering cell is the biquad cell shown in fig. 1 The internal resistor string is fixing the boost/cut value while the buffer makes the Q (quality factor) and central frequency, set by external components, fully indipendent from the internal resistors. Each filtering cell is realized using only 4 external components (2 capacitors and 2 resistors) allowing a flexible selection of centre frequency fo, Q factor and gain. Here below the basic formulae and the key features of each band pass filter are reported: fo = center frequency Gv = gain/loss at the center frequency f o Gv = 20log(Av) Q= fo f2 - f1
where f2, f1 = 3dB Bandwidth limits. Av = (R2 C2 ) + (R2 C1 ) + (R1 C1 ) (R2 C1 ) + (R2 C2 ) Q= fo = (R1 C1 R2 C2 ) (R2 C1 ) + (R2 C2 )
1 (R1 R2 C1 C2) 2
If C1 is fixed, then: C2 = R2 = Q2 Av - 1 - Q2 1 2 C1 fo R1 = (Av -1 ) Q (Av - 1 - Q2) R2 C1
(Av - 1)2 Av - 1 - Q2
Likewise, the components values can be determined byfixing one of the other three parameters. Referring to fig. 1 the suggested R2 value should be higher than 2K in order to have a good THD (internal op. amp. current limit). Viceversa the R1 value should be equal or lower than 51K in order to keep the "click"(DC step) very low. A typical application is shown by fig. 2
Fig. 1
x = band number y = left or right
4/10
TDA7316
Figure 2: Application Circuit
A five bands graphic equalizer is implemented using the 4 bands of the TDA7316 plus a fifth band obtained from the bass control circuit of the TDA7318 (or another audioprocessor of the SGSTHOMSON 731X family). Applications requiring higher number of external equalizer bands could be implemented by cascading 2 or more TDA7316 devices. In fact the dedicated ADDR pin allows 2 addresses selection. Anyway, the ad-
dress of the graphic equalizer is different from the audioprocessor one. For example, 9 bands are implemented by using of 2 TDA7316 plus an audioprocessor (TDA731X family). In case one filtering cell is not needed, a short circuit must be provided between the P1xy and P2xy pins.
5/10
TDA7316
I2C BUS INTERFACE Data transmission from microprocessor to the TDA7316 and viceversa takes place thru the 2 wires I2C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be externally connected). Data Validity As shown in fig. 3, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW. Start and Stop Conditions As shown in fig.4 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH. Byte Format Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first. Figure 3: Data Validity on the I2CBUS Acknowledge The master (P) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 5). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse. The audioprocessor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer. Transmission without Acknowledge Avoiding to detect the acknowledge of the audioprocessor, the P can use a simplier transmission: simply it generates the 9th clock pulse without checking the slave acknowledging, and then sends the new data. This approach of course is less protected from misworking and decreases the noise immunity.
Figure 4: Timing Diagram of I2CBUS
Figure 5: Acknowledge on the I2CBUS
6/10
TDA7316
SOFTWARE SPECIFICATION Interface Protocol The interface protocol comprises: A start condition (s) A chip address byte, containing the TDA7316 address (the 8th bit of the byte must be 0). The TDA7316 must always acknowledge at the end of each transmitted byte. A sequence of data (N-bytes + acknowledge) A stop condition (P)
TDA7316 ADDRESS MSB S 1 0 first byte 0 0 0 1 A LSB 0 ACK MSB DATA LSB
AK C
MSB DATA
LSB
AK P C
Data Transferred (N-bytes + Acknowledge) ACK = Acknowledge S = Start P = Stop MAX CLOCK SPEED 100kbits/s
SOFTWARE SPECIFICATION Chip address (84 or 86 Hex)
1 MSB 0 0 0 0 1 A 0 LSB
A = Logic level on pin ADDR
A = 1 if ADDR pin = open A = 0 if ADDR pin = connected to ground SOFTWARE SPECIFICATION (continued) DATA BYTES (detailed description) Volume
MSB 0 X B2 B1 B0 A2 0 0 0 0 1 1 1 1 A2 A1 0 0 1 1 0 0 1 1 A1 LSB A0 0 1 0 1 0 1 0 1 A0 FUNCTION Volume 0.375dB steps 0 -0.375 -0.75 -1.125 -1.5 -1.875 -2.25 -2.625 Volume -3dB steps 0 -3 -6 -9 -12 -15
0
X
B2 0 0 0 0 1 1
B1 0 0 1 1 0 0
B0 0 1 0 1 0 1
7/10
TDA7316
Graphic Equalizer
MSB 1 D3 0 0 0 1 D3 D3 D2 0 1 1 0 D2 D2 D1 1 0 1 0 D1 D1 1 0 C2 C2 0 0 0 0 1 1 1 1 C1 C1 0 0 1 1 0 0 1 1 C0 C0 0 1 0 1 0 1 0 1 D0 S2 C1 LSB C0 Band 1 Band 2 Band 3 Band 4 cut Boost 0dB 2dB 4dB 6dB 8dB 10dB 12dB 14dB FUNCTION
AX = 0.375dB steps, BX = 3dB steps, CX = 2dB steps, X = dont'care
STATUS AFTER POWER-ON RESET Volume -17.25dB Graphic equalizer bands -12dB
8/10
TDA7316
mm MIN. A a1 b b1 C c1 D E e e3 F L S 7.4 0.4 17.7 10 1.27 16.51 7.6 1.27 0.291 0.016 0.1 0.35 0.23 0.5 45 (typ.) 18.1 10.65 0.697 0.394 0.050 0.65 0.299 0.050 0.713 0.419 TYP. MAX. 2.65 0.3 0.49 0.32 0.004 0.014 0.009 0.020 MIN. inch TYP. MAX. 0.104 0.012 0.019 0.013
DIM.
OUTLINE AND MECHANICAL DATA
SO28
8 (max.)
9/10
TDA7316
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics (c) 1999 STMicroelectronics - Printed in Italy - All Rights Reserved Purchase of I2C Components of STMicrolectronics, conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specifications as defined by Philips. STMicroelectronics GROUP OF COMPANIES Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A. http://www.st.com
10/10

▲Up To Search▲

Price & Availability of TDA7316D

	To Download TDA7316D Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .